

3) Si riporti nel box lo schema a blocchi del circuito descritto dal codice sottostante

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity My_ent is
  port (    a,d: in std_logic_vector(3 downto 0);
          clk: in std_logic;
          sel: in std_logic_vector (1 downto 0);
          s: out std_logic_vector (3 downto 0));
end My_ent;
architecture My_arc of My_ent is
  signal c,b : std_logic_vector(3 downto 0);
  signal clr : std_logic;
  begin

    s<= c+a;

    p1: process ( clk )
  begin
    if clk' event and clk = '1' then
      if clr = '1' then c <= "0000";
      else c <= c + "0001";
      end if;
    end if;
  end process p1;

    p2: process ( c, b )
  begin
    if c=b then clr <= '1';
    else clr <= '0';
    end if;
  end process p2;

    p3: process ( a,c,d, sel )
  begin
    if sel ="00" then b <= a;
    elsif sel ="01" then b <= c;
    elsif sel ="10" then b <= d;
    else b <= d;
    end if;
  end process p3;
end My_arc;
```


[illegible][illegible]